Abstract: Multiport memories are increasingly used in smart-phones, multimode handsets, multiprocessor systems, network processors, graphics chips, and other high performance electronic devices [1, 2, 4, 8] . This paper presents a fully distributed software solution to the arbitration problem in multiport memory systems. Our solution is simple, efficient, and assures LRU fairness.
Introduction
Multiport memories are increasingly used in smart-phones, multimode handsets, multiprocessor systems, network processors, graphics chips, and other high performance electronic devices [1, 2, 4, 8] . Multiport memory allows concurrent accesses to memory words through multiple ports.
Resolving conflicting accesses to shared memory by concurrent processors, also called memory arbitration or mutual exclusion, is a fundamental problem in concurrent computing. Distributed solution to this problem is generally complex and many arbitration algorithms are available for single port memory systems [9, 5] . The problem becomes more complex for multiport memory systems, due to the possibility of concurrent accesses to individual memory words through many ports. Among the solutions proposed for single port memory systems, the algorithms presented in [11, 10, 6] can be used to solve the arbitration problem in multiport memory systems. We briefly review them here.
Lamport's Bakery algorithm presented in [11] is the simplest and popularly known arbitration algorithm. It is based on the idea of using token numbers to resolve the conflict among the competing processors. This algorithm has a practical limitation that the token numbers can grow unboundedly, if always some processor is in need of using the shared memory. There are many recent attempts to bound the token values [3] and all these attempts require exclusive access to the shared variables (memory words). Therefore, they cannot be used in multiport memory systems. Another algorithm, by Lamport, with many nice properties is incrementally developed and presented in [10] . However, this algorithm is conceptually difficult for an average designer to implement. Recently, an algorithm for distributed shared memory systems -where the memory access is non-uniform -is presented in [6] . Also, after mentioning hardware based solutions such as hardware interrupt masking, hardware semaphores, and stalling processors with busy logic, a software based Master/Slave control protocol for a multiport memory systems is presented in [8] .
Among the various criteria of the arbitration algorithms, the fairness property is very crucial one. It decides which processor among the competing processors is allowed to succeed next. First In First Out (F IF O) and Least Recently Used (LRU ) are two important fairness criteria widely used in many applications. LRU favors the infrequent users of the resource compared to the frequent users. There are many algorithms available in the literature [9, 5] to assure F IF O. To the best of our knowledge, no arbitration algorithm is presented for shared memory system with LRU fairness criterion. This paper presents a fully distributed software solution to the arbitration problem in multiport memory systems. Our algorithm is simple, assures LRU fairness, and applicable for multiport memory systems.
System Model and Problem Statement
We consider a multiport shared memory system of n-processors with ids 1, 2, . . . , n. The processors can simultaneously access the same memory location, may be through independent ports. The execution speed of any processor is finite but unpredictable.
We assume R as the memory segment that requires mutually exclusive access among the processors. The memory arbitration problem is to design an algorithm that assures the following properties: (i) at any time, at most one processor is allowed to access R (safety property) and (ii) when one or more processors interested in accessing R, one of them eventually succeeds in accessing R (liveness property). In addition to these two properties the following is a desirable property: (iii) any processor interested in accessing R will be able to do so in finite time (freedom from starvation property). We also assume that a processor will neither accesses R continously forever nor fails when it is accessing R.
The code segment that a competing processor executes can be divided into two parts: the part which accesses the shared memory R (Critical Section (CS)) and the remaining part (Noncritical Section (NCS)). A solution to the arbitration problem has essentially two components:Entry Section and Exit Section. These components has to be designed and inserted appropriately in the codes that all the competing processors execute to ensure consistent access to R.
The Least Recently Used (LRU ) Algorithm

Idea
The basic idea behind the algorithm is very simple that, among the competing processors, the processor who accessed the CS "least recently" succeeds to access the CS next. The popular way to implement this idea is by using the timestamp (clock value) of each processor's latest access to the CS. Unfortunately, this approach requires unbounded size shared variables, similar to token variables in bakery algorithm, to hold the timestamp values. In this paper, we introduce a different approach to implement the LRU idea. Instead of timestamps, our algorithm uses the order of most recent CS accesses of the processors to choose the least recently CS accessed processor. The appeal of our approach is that it uses only bounded size shared variables and works for multiport memory systems.
Algorithm Design
We use an integer array called pos of size n to hold relative positions of the recent CS accesses (we refer as LRU positions) of the processors. The cell pos [1] holds the id of "least recently" CS accessed processor, pos [2] holds the id of next least recently CS accessed processor, etc., and pos[n] holds the id of "most recently" CS accessed processor. That is, between any two processors p and q with respective LRU position values i and j, if i > j then the processor q has higher priority than p in accessing the CS. Each processor uses a local variable k to keep track of its LRU position in pos. A boolean array competing of size n is used to indicate processors' interest in accessing the CS. Initially, for each p, pos [p] is set to p, competing [p] is set to false, and k is set to n. If k is not the current LRU position of a processor p, then it can find it by scanning the pos array downwards from location k as follows:
(a) In the entry section, a filter mechanism is used to block the lower priority processors. A blocked processor, say p, can cross the filter only after all the higher priority processors complete their CS executions. The filter essentially has two components: (i) checking for the competition of higher priority processors and (ii) waiting for the higher priority processors to complete their CS accesses and leave the competition.
If there exists a higher priority processor q with LRU position less than k is competing for the CS, then p waits until q completes the CS access and leaves the competition. Since each higher priority processor changes the LRU positions of all the lower priority processors before it exits, a lower priority processor p can simply wait for its position change before it checking for any other higher priority processors. Thus, the filter for a processor p is designed as follows:
we design a safety-net to assure exclusive access to the CS. Suppose a processor p starts its competition, determines that no higher priority processor is competing, and therefore proceeds further to enter the CS. Now, a higher priority processor q starts its competition and determines a lower priority processor p is competing. From q's point of view, p could be either blocked in the filter or in the CS (that is outside the filter). To avoid this dilemma, we introduce a boolean array called in cs of size n to indicate whether the processors crossed the filter or not. The safety net will allow a processor to cross it only when in cs of all other processors are false. That is, the possibility of inconsistent read due to multiport memory will not affect the correct reading of the LRU positions. The complete algorithm for the processor p is presented in Figure 1 .
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Correctness Proofs
First we introduce some terminology. We denote: (i) r i (x) and w i (x), respectively, as the read and write operations of processor i on the variable x; (ii) an event e i occurred before another event e j as e i → e j . We say e i → e j as e i precedes e j in time; (iii) an event e i does not occurred before another event e j as e i → e j ; (iv) occurrences of two events e 1 and e 2 that overlap in time as e 1 ||e 2 ; and (v) occurrences of two events e 1 and e 2 that do not overlap in time as e 1 ||e 2 .
Theorem 4.1 The LRU algorithm assures mutual exclusion.
Proof : Proof by contradiction. Suppose there are more than one processors simultaneously accessing the CS. In particular, we consider two such processors i and j that access the CS at same time. Each of these two processors must have observed the other's in cs value as false, to cross the line 8 before entering the CS. Let w i (in cs [i] ) and r i (in cs [j] ), respectively, be the latest write on in cs [i] at line 7 and the latest read on in cs [j] at line 8 by the processor i before it entered the CS. Similarly, let w j (in cs [j] ) and r j (in cs [i] ), respectively, be the latest write on in cs [j] at line 7 and the latest read on in cs [i] at line 8 by the processor j before it entered the CS. The read and write operations of same processor cannot overlap in time. Therefore,
(1) and (1) and (2), we get
From Proof : If there is only one processor trying for its CS execution, then it can complete the lines 1 to 8 without blocking, and hence it can enter the CS in a finite time. If more than one processors are competing for the CS, then except the processor with the lowest LRU position, all other processors will be blocked at the filter in lines 5 and 6. This will eventually allow the processor with the lowest LRU position to cross the line 8 and enter the CS.
Theorem 4.3
In LRU algorithm, the maximum number of overtakes possible over a processor to access the CS is n − 1.
Proof : A processor after completing its CS execution, shifts the LRU positions in lines 11 and 12 in such a way that it gets the lowest priority for the next turn. So, a processor cannot execute its CS consecutively when there are other processors currently competing for their CS executions. But, it is possible that a later processor can overtake an earlier arrived processor once due its current LRU position. Since the maximum number of processors in the system is n, the maximum number of overtakes possible over a processor is n − 1.
Conclusion
In this paper, after briefly reviewing the hardware and software solutions for the arbitration problem in multiport memory systems, we presented a new algorithm. Our algorithm is simple, efficient, and assures LRU fairness.
